Investigation of Temperature and Channel Dimension Effects on CMOS Circuit Performance

  • Zitouni Messai ETA Laboratory, Department of electronics, Faculty of technology, University Mohamed El Bachir El Ibrahimi of Bordj Bou Arréridj, Algeria
  • Abdelhalim Brahimi ETA Laboratory, Department of electronics, Faculty of technology, University Mohamed El Bachir El Ibrahimi of Bordj Bou Arréridj, Algeria; LIS Laboratory, Department of electronics, Faculty of technology, University Ferhat Abbas Sétif 1, Sétif, Algeria
  • Okba Saidani ETA Laboratory, Department of electronics, Faculty of technology, University Mohamed El Bachir El Ibrahimi of Bordj Bou Arréridj, Algeria
  • Nacerdine Bourouba LIS Laboratory, Department of electronics, Faculty of technology, University Ferhat Abbas Sétif 1, Sétif, Algeria
  • Abderrahim Yousfi ETA Laboratory, Department of electronics, Faculty of technology, University Mohamed El Bachir El Ibrahimi of Bordj Bou Arréridj, Algeria
Keywords: CMOS, Channels dimensions, Temperature, PSPICE


This paper presents the impact of temperature variations and alterations in transistor channel dimensions on CMOS (Complementary Metal-Oxide-Semiconductor) circuit technology. To facilitate this investigation, we first identified critical parameters characterizing the device's performance, which could exhibit susceptibility to these influences. The analysis encompassed critical metrics such as the transfer characteristic, drain current, logic levels, inflection points, and truncation points. These parameters enabled us to validate the results obtained from the PSPICE simulator, which demonstrated unequivocal effectiveness. Notably, our simulation results unveiled significant effects resulting from a wide temperature range spanning from -100°C to 270°C, offering valuable in-sights into thermal-induced failures. Additionally, the influence of channel dimension changes on factors like drain current and transfer characteristics, as well as temporal parameters including signal propagation delay and rise and fall times, were meticulously examined and appreciated.


Download data is not yet available.


N.A. Kumari, and P. Prithvi, “A comprehensive analysis and performance comparison of CombFET and NSFET for CMOS circuit applications,” AEU-International Journal of Electronics and Communications, 158, 154447 (2023).

N.A. Kumari, V.B. Sreenivasulu, and P. Prithvi, “Impact of scaling on nanosheet FET and CMOS circuit applications,” ECS Journal of Solid State Science and Technology, 12(3), 033001 (2023).

N.A. Kumari, and P.A. Prithvi, “A Comprehensive analysis of nanosheet FET and its CMOS circuit applications at elevated temperatures,” Silicon, 15, 6135-6146 (2023).

S.N. Hosseini, P.S. Das, V.K. Lazarjan, G. Gagnon-Turcotte, K. Bouzid, and B. Gosselin, “Recent advances in CMOS electrochemical biosensor design for microbial monitoring,” IEEE Transactions on Biomedical Circuits and Systems, 17(2), 202 228 (2023).

L. Constantinou, I.F. Triantis, R. Bayford, and A. Demosthenous, “High-power CMOS current driver with accurate transconductance for electrical impedance tomography,” IEEE Transactions on Biomedical Circuits and Systems, 8(4), 575-583 (2014).

M.B. da Silva, G.I. Wirth, H.P. Tuinhout, A. Zegers-van Duijnhoven, and A.J. Scholten, “Random Telegraph Noise in Analog CMOS Circuits,” IEEE Transactions on Circuits and Systems I: Regular Papers, 70(6), 2229-2242 (2023).

B.P. Wong, A. Mittal, G.W. Starr, F. Zach, V. Moroz and A. Kahng, Nano-CMOS Design for Manufacturability Robust Circuit and Physical Design for Sub-65nm Technology Nodes, 1st ed. (Wiley, 2008).

K. Zhu, S. Pazos, F. Aguirre, Y. Shen, Y. Yuan, W. Zheng, O. Alharbi, et al., “Hybrid 2D–CMOS microchips for memristive applications,” Nature, 618(7963), 57-62 (2023).

F. Piro, G.A. Rinella, A. Andronic, M. Antonelli, M. Aresti, R. Baccomi, ... and Villani, A. “A compact front-end circuit for a monolithic sensor in a 65 nm CMOS imaging technology,” IEEE Transactions on Nuclear Science, 70(9), 2191–2200 (2023).

J. Robertson, and R.M. Wallace, “High-K materials and metal gates for CMOS applications,” Materials Science and Engineering R, 88, 1-41 (2015).

T.D. Ngo, Z. Yang, M. Lee, F. Ali, I. Moon, D.G. Kim, T. Taniguchi, et al., “Fermi-Level Pinning Free High-Performance 2D CMOS Inverter Fabricated with Van Der Waals Bottom Contacts,” Advanced Electronic Materials, 7, 2001212 (2021).

J. Chen, J. Zhu, Q. Wang, J. Wan, and R. Liu, “Homogeneous 2D MoTe2 CMOS Inverters and p–n Junctions Formed by Laser-Irradiation-Induced p-Type Doping,” Nano. Micro. Small, 16, 2001428 (2020).

J.R. Pradhan, M. Singh, and S. Dasgupta, “Inkjet-Printed, Deep Subthreshold Operated Pseudo-CMOS Inverters with High Voltage Gain and Low Power Consumption,” Advanced Electronic Materials, 8, 2200528 (2022).

V.K. Verma, and J.N. Tripathi, “Device Parameters Based Analytical Modeling of Ground-Bounce Induced Jitter in CMOS Inverters,” IEEE Transactions on Electron Devices, 69, 5462–5469 (2022).

A. Javaid, R. Achar, and J.N. Tripathi, “Development of Knowledge-Based Artificial Neural Networks for Analysis of PSIJ in CMOS Inverter Circuits,” IEEE Transactions on Microwave Theory and Techniques, 71, 1428–1438 (2022).

P. Arora, J.N. Tripathi, and H. Shrimali, “Device Parameter-Based Analytical Modeling of Power Supply Induced Jitter in CMOS Inverters,” IEEE Transactions on Electron Devices, 68, 3268–3275 (2021).

A. Gopal, M. Esposito, and N. Freitas, “Large deviations theory for noisy nonlinear electronics: CMOS inverter as a case study,” Physical Review B, 106, 155303 (2022).

S. Heo, J. Lee, S. Lee, S. Lee, C. Lee, R.H. Baek, and H. Hwang, “High-Speed Ternary CMOS Inverter by Monolithic Integration of NbO2 Threshold Switch with MOSFET,” in: 2021 IEEE International Electron Devices Meeting (IEDM), (San Francisco, USA, 2022).

F. Pezzimenti, H. Bencherif, A. Yousfi, and L. Dehimi, “Current-voltage analytical model and multiobjective optimization of design of a short channel gate-all-around-junctionless MOSFET,” Solid-State Electronics, 161, 107642 (2019).

S. Venkateswarlu, and K. Nayak, “Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si CMOS Logic Circuit Performance in N-14 to N-7 Scaled Technologies,” IEEE Transactions on Electron Devices, 67, 1530–1536 (2020).

Y. Hernandez, B. Stampfer, T. Grasser, and M. Waltl, “Impact of Bias Temperature Instabilities on the Performance of Logic Inverter Circuits Using Different SiC Transistor Technologies,” Crystals, 11, 1150 (2021).

N.A. Badiger, S. Iyer, and S. Gejji, “Power and Delay Analysis of a CMOS Inverter,” in: 2023 International Conference on Data Science and Network Security (ICDSNS), 23748343 (2023). (pp. 1-6).

M. Merabet, and N. Bourouba, “DC Hard Faults Detection and Localization in Analog Circuits Using Fuzzy Logic Techniques,” Electronics, 23, 18-25 (2019).

N.A. Arabi, N. Bourouba, A. Belaout, and M. Ayad, “Catastrophic faults detection of analog circuits," in: 2015 7th International Conference on Modelling,” Identification and Control (ICMIC), 2015, pp. 1–6.

A. Yousfi, Z. Dibi, S. Aissi, H. Bencherif, and L. Saidi, “RF/Analog Performances Enhancement of Short Channel GAAJ MOSFET using Source/Drain Extensions and Metaheuristic Optimization-based Approach,” Journal of Telecommunication, Electronic and Computer Engineering (JTEC), 10(2), 81-90 (2018).

F.F. Kemwoue, J.M. Dongo, R.N. Mballa, C.L. Gninzanlong, M.W. Kemayou, B. Mokhtari, F. Biya-Motto, and J. Atangana, “Bifurcation, multistability in the dynamics of tumor growth and electronic simulations by the use of Pspice,” Chaos, Solitons and Fractals, 134, 109689 (2020).

Y. Yang, Z. Wang, Y. Ge, G. Xin, and X. Shi, “An Automated Field-Circuit Coupling Simulation Method Based on PSpice-MATLAB-COMSOL for SiC Power Module Design,” IEEE Transactions on Power Electronics, 38, 12634-12647 (2023).

Y. Yang, Y. Ge, Z. Wang, and Y. Kang, “An Automated Electro-Thermal-Mechanical Co-Simulation Methodology Based on PSpice-MATLAB-COMSOL for SiC Power Module Design,” in: 2021 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia, (WiPDA Asia), (2022).

C. Liu, X. Wang, S. Huang, X. Ma, Y. Wang, S. Zhang, R. Zhao, et al., “A large-signal Pspice modeling of GaN-based MIS-HEMTs,” Superlattices and Microstructures, 130, 499-511 (2019).

Y. Duan, F. Xiao, Y. Jia, Y. Luo, and B. Liu, “A Physics-Based Lumped-Charge Model for SiC MPS Diode Implemented in PSPICE,” IEEE Journal of Emerging and Selected Topics in Power Electronics, 7, 1547-1555 (2019).

G.H. Kim, S.H. Kang, J.M. Lee, M. Son, J. Lee, H. Lee, I. Chung, et al., “Room Temperature-Grown Highly Oriented p-Type Nanocrystalline Tellurium Thin-Films Transistors for Large-Scale CMOS Circuits,” Applied Surface Science, 157801 (2023).

P.K. Ghosh, S.Z. Riam, M.S. Ahmed, and P. Sundaravadivel, “CMOS-Based Memristor Emulator Circuits for Low-Power Edge-Computing Applications,” Electronics, 12(7), 1654 (2023).

P. Barla, V.K. Joshi, and S. Bhat, “Spintronic devices: a promising alternative to CMOS devices,” Journal of Computational Electronics, 20(2), 805-837 (2021).

M.P. Frank, R.W. Brocato, B.D. Tierney, N.A. Missert, and A.H. Hsia, “Reversible computing with fast, fully static, fully adiabatic CMOS,” in: 2020 International Conference on Rebooting Computing (ICRC), (IEEE, 2020) pp. 1-8.

H.J. Yun, J. Lim, J. Roh, D.C.J. Neo, M. Law, and V.I. Klimov, “Solution-processable integrated CMOS circuits based on colloidal CuInSe2 quantum dots,” Nature communications, 11(1), 5280 (2020).

P.J. Sung, S.W. Chang, K.H. Kao, C.T. Wu, C.J. Su, T.C. Cho, F.-K. Hsueh, et al., “Fabrication of vertically stacked nanosheet junctionless field-effect transistors and applications for the CMOS and CFET inverters,” IEEE Transactions on Electron Devices, 67(9), 3504-3509 (2020).

S. Du, Y. Jia, C. Zhao, G.A. Amaratunga, and A.A. Seshia, “A nail-size piezoelectric energy harvesting system integrating a MEMS transducer and a CMOS SSHI circuit,” IEEE Sensors Journal, 20(1), 277-285 (2019).

M. Sharma, D. Pandey, P. Palta, and B.K. Pandey, “Design and power dissipation consideration of PFAL CMOS V/S conventional CMOS based 2: 1 multiplexer and full adder,” Silicon, 14(8), 4401-4410 (2022).

F. Cai, J.M. Correll, S.H. Lee, Y. Lim, V. Bothra, Z. Zhang, M.P. Flynn, et al., “A fully integrated reprogrammable memristor–CMOS system for efficient multiply–accumulate operations,” Nature electronics, 2(7), 290-299 (2019).

S. Schaal, A. Rossi, V.N. Ciriano-Tejel, T.Y. Yang, S. Barraud, J.J. Morton, and M.F. Gonzalez-Zalba, “A CMOS dynamic random-access architecture for radio-frequency readout of quantum devices,” Nature Electronics, 2(6), 236-242 (2019).

S.J. Bader, H. Lee, R. Chaudhuri, S. Huang, A. Hickman, A. Molnar, H. Grace, et al., “Prospects for wide bandgap and ultrawide bandgap CMOS devices,” IEEE Transactions on Electron Devices, 67(10), 4010-4020 (2020).

I. Park, W. Jo, C. Park, B. Park, J. Cheon, and Y.A Chae, “640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation,” IEEE Journal of Solid-State Circuits, 55(4), 898-907 (2019).

Y. Jin, and S.A. Hong, “24-GHz CMOS power amplifier with dynamic feedback and adaptive bias controls,” IEEE Microwave and Wireless Components Letters, 31(2), 153-156 (2020).

H. Horiuchi, M. Agetsuma, J. Ishida, Y. Nakamura, D.L. Cheung, S. Nanasaki, D.L. Cheung, et al., “CMOS-based bio-image sensor spatially resolves neural activity-dependent proton dynamics in the living brain,” Nature Communications, 11(1), 712 (2020).

How to Cite
Messai, Z., Brahimi, A., Saidani, O., Bourouba, N., & Yousfi, A. (2024). Investigation of Temperature and Channel Dimension Effects on CMOS Circuit Performance. East European Journal of Physics, (1), 417-425.