

EFFECT OF GATE OXIDE AND BACK OXIDE MATERIALS ON SELF-HEATING EFFECT IN FinFET

 M.M. Khalilloev^{a*},  B.O. Jabbarova^a, F. Eshchanov^b,  A.E. Atamuratov^a

^aUrgench State University named after Abu Rayhan Biruni, Urgench, Uzbekistan

^bAgency for Assessment of Knowledge and Skills, Khorezm Regional Department, Urgench, Uzbekistan

*Corresponding Author e-mail: x-mahkam@urdu.uz; x-mahkam@mail.ru

Revised May 23, 2025; revised July 8, 2025; accepted July 18, 2025

The self-heating effect on the fin field effect transistor (FinFET) is investigated. The dependence of the lattice temperature in the channel center of the transistor on the thickness of the gate oxide, as well as the back oxide, is simulated. Different types of the most used oxide materials (SiO_2 , HfO_2 , and Si_3N_4) and their combination, $\text{SiO}_2+\text{Si}_3\text{N}_4$, are considered for gate and back oxides. 3D simulation is performed using Sentaurus TCAD. It is shown that the lattice temperature slowly and monotonically decreases with increasing gate oxide thickness. However, the lattice temperature is monotonically increasing with the thickness of the back oxide. This behavior of the lattice temperature depends on the relation between heat generation and dissipation rates in the transistor channel. A difference in the heat conductivity of the oxide materials explains the obtained behavior of the lattice temperature. Also, the lattice temperature dependence on the gate oxide thickness is explained by the increase in the contact area between the gate oxide and the gate with increasing gate oxide thickness. Besides this, it is accounted that the Joule heat generation rate depends on the drain current, which also depends on the oxide materials.

Keywords: 3D simulation; FinFET; Self-heating effect; Gate oxide; Back oxide

PACS: 85.30.Tv

INTRODUCTION

One of the main tasks of nanoelectronics is to reduce power consumption and increase the degree of integration of integrated circuits (ICs). This task is connected with the considerable reduction in size of the transistors that make up the integrated circuit. Along with other elements, metal-oxide-semiconductor field-effect transistors (MOSFETs) are one of the most important components of ICs. The reduction in the size of MOSFETs leads to the appearance of various degradation effects, including short-channel effects (SCE), self-heating effect (SHE), Negative Bias Temperature Instability (NBTI), etc.

SCEs are strongly manifested in MOSFETs based on planar technology, which is one of the initial technologies for manufacturing MOSFETs. To increase the resistance of MOSFETs to short-channel effects, a structure of a vertical (or Fin) MOSFET (FinFET) was proposed instead of planar MOSFETs, with gate lengths of the order of 20 nm and lower, which operate in the inversion mode [1]. FinFET has three gates and, as a consequence, has a high degree of electrostatic integrity that ensures high immunity against short-channel effects [2].

One of the features of the FinFETs is that they are based on silicon-on-insulator technology. This feature is characterized by the fact that the channel of the transistor borders an oxide layer, the so-called back oxide layer (BOX). This feature leads to the manifestation of a self-heating effect in FinFET due to the low thermal conductivity of the oxide layer, leading to a low dissipation rate of heat generated in the channel of the transistor [3], [4], [5]. As a result, increasing the temperature in the transistor channel leads to changing the drain current and, as a consequence, degradation of the I-V characteristics of the FinFET.

Therefore, finding the oxide materials that increase the immunity of the transistors against SHE and that are compatible with FinFET fabrication technology is a very important task. In this work, the impact of the BOX materials, as well as gate oxide materials, on the temperature in the transistor channel is investigated [6], [7]. SiO_2 , HfO_2 , Si_3N_4 , and combination $\text{SiO}_2+\text{Si}_3\text{N}_4$ are mainly used in FinFET fabrication technology, and therefore, in this research, these materials are considered as BOX as well as gate oxide materials.

TRANSISTOR STRUCTURE PARAMETERS AND SIMULATION MODELS

The cross-section along the channel of the 3D structure simulated in this work, a silicon-based FinFET, is shown in Fig. 1. The silicon-based transistor's channel is n-type. TiN is used as a gate material. Geometrical sizes of the different parts of the transistor and channel doping level are presented in Table 1. In the simulation, the gate oxide thickness varies between 1 and 1.5 nm, while the back oxide thickness varies between 10 and 1000 nm.

In the simulation, Sentaurus TCAD software is used. For the estimation of the self-heating effect, the drift-diffusion transport model in conjunction with the thermodynamic transport model was used. To account for quantum effects, the quantum correction Density gradient was also used. The doping-dependent mobility model and velocity saturation in the high field are taken into account. Coulomb and phonon scatterings are included in the simulation model to consider the

mobility degradation at the interface as the high-k material HfO_2 is used as the gated oxide. A simulation drift-diffusion transport model was calibrated by comparing the I-V characteristics of the simulated transistor with experimental results presented in [8], [9], [10]. The results of the comparison given in Fig. 2 show a good agreement.

Table 1. Geometrical and physical parameters of the considered transistor

Parameter	Designation	Value
Source and drain doping level	N_d	$5 \times 10^{18} \text{ cm}^{-3}$ (n-type)
Channel doping level	N_a	$1 \times 10^{16} \text{ cm}^{-3}$ (p-type)
Gate oxide (HfO_2 , Si_3N_4) thickness	t_{ox}	$t_{\text{EOT}} = 1.0\text{-}1.5 \text{ nm}$
Channel thickness	T_{si}	9 nm
Channel width	W_b	22 nm
Back oxide layer (SiO_2 , HfO_2 , $\text{SiO}_2+\text{Si}_3\text{N}_4$) thickness	T_{box}	10-1000 nm
Gate length	L_{gate}	10 nm




Figure 1. Simulated FinFET cross-section structure




Figure 2. Comparing the I-V characteristics of the simulated and experimental transistors for $L_{\text{gate}} = 25 \text{ nm}$ and $V_{\text{ds}} = 50 \text{ mV}$

SIMULATION RESULTS AND DISCUSSION

The dependence of the temperature in the channel center on the thickness of gate oxide in FinFET for HfO_2 and Si_3N_4 as gate oxide, and SiO_2 , HfO_2 , and $\text{SiO}_2+\text{Si}_3\text{N}_4$ as back oxide is simulated. The results of the simulation are shown in Fig. 3. Results show, that the lattice temperature very slowly decreased with increasing the gate oxide thickness for all considered oxide materials, while the contact area between the gate oxide and the channel increased monotonically with increasing the gate oxide thickness (Fig. 4). Increasing the contact area lead to increasing heat dissipation rate, however drain current, and as consequence heat generation rate, practically is not changed with increasing the gate oxide thickness. Obviously, in this case, the heat generation rate has a greater effect than the heat dissipation rate.




Figure 3. Dependence of the lattice temperature in the channel center on the gate oxide equivalent thickness for different gate oxide and back oxide materials.




Figure 4. Contact area and drain current dependence on the gate oxide equivalent thickness. BOX is HfO_2

It is seen in Fig. 3 that in the case of using HfO_2 as gate oxide, the lattice temperature is lower than at using Si_3N_4 , for all BOX materials. This dependence correlates with drain current dependence on the gate oxide thickness (Fig. 4).

The temperature dependence on the gate oxide thickness is the result of the combined effect of the dielectric constant, thermal conductivity, and the thickness of the gate oxide

Lattice temperature dependence on the BOX thickness T_{box} is monotonous, and the temperature grows with increasing BOX thickness for all considered BOX materials. This dependence is in agreement with [11], [12] and at higher thicknesses is expressed by the formula (1).

$$\Delta T = \frac{(P_t \cdot T_{box})}{K_b \cdot A}, \quad (4)$$

where P_t stands for the heat power generated by the current in the channel, K_b is the heat conductivity of the oxide layer, and A represents the area of the contact surface between the oxide layer and the channel.

Fig 5 shows the dependence of the lattice temperature in the FinFET channel center on the back oxide thickness (TBOX) for different oxide materials. It can be seen that the lattice temperature increases monotonically with increasing TBOX, regardless of the material type. This is explained by the fact that a thicker BOX layer increases the distance between the heat source (channel) and the heat sink (metal contact), thereby reducing the heat dissipation efficiency. Among the considered materials, the combination $\text{SiO}_2 + \text{Si}_3\text{N}_4$ shows the lowest temperature values, which can be attributed to its highest thermal conductivity, as indicated in Table 2.




Table 2. Thermal Conductivity of the oxide materials

Oxide Material	Thermal Conductivity K_b ($\text{W m}^{-1} \text{K}^{-1}$)
HfO ₂	2.3
SiO ₂	1.4
Si ₃ N ₄ (SiO ₂ +Si ₃ N ₄)	18.5

Figure 5. Lattice temperature dependence on the thickness of the BOX for different materials

CONCLUSION

Results of the simulation show that the lattice temperature in the center of the FinFET channel depends on the gate oxide as well as the back oxide material. More considerable dependence on the temperature of the materials is seen for back oxide, where the maximal difference in the temperatures lies in the range between 50 and 170 K for BOX thicknesses from 100 to 1000 nm. The maximal temperature difference in using different considered gate oxide materials is approximately 10K in all considered ranges of oxide thicknesses. The material of the oxide layers influences the drain current, but a substantial influence on the temperature is the thermal conductivity of the back oxide material.

The highest immunity against the self-heating effect is achieved using HfO_2 as gate oxide material and $\text{SiO}_2 + \text{Si}_3\text{N}_4$ as back oxide material in the considered range of oxide materials in this work.

ORCID

M.M. Khalilloev, <https://orcid.org/0000-0001-5497-6410>; B.O. Jabbarova, <https://orcid.org/0000-0003-1181-5195>

A.E. Atamuratov <https://orcid.org/0000-0003-2173-3783>

REFERENCES

- [1] J.P. Colinge, "Multi-gate SOI MOSFETs," *Microelectronic Engineering*, **84**, 2071-2076 (2007) <https://doi.org/10.1016/j.mee.2007.04.038>
- [2] M. Hemalatha, N.B. Balamurugan, M. Suguna, and D.S. Kumar, "Impact of Variation in Fin Thickness and Self-Heating on the Output Characteristics of Triangular Gate FinFETs," *Silicon*, **16**, 2253-2266 (2024). <https://doi.org/10.1007/s12633-023-02835-3>
- [3] D. Vasilevski, S. M. Goodnick, and K. Raleva, "Self-Consistent Simulation of Heating Effects," in: *Nanoscale Devices in Proceedings of the 13th International Workshop on Computational Electronics*, (Beijing, China, 2009), pp. 1-4. <https://doi.org/10.1109/IWCE.2009.5091146>
- [4] A. Atamuratov, B. Jabbarova, M. Khalilloev, A. Yusupov, and A. Loureriro, "Self-heating effect in nanoscale SOI junctionless FinFET with different geometries," in: *2021 13th Spanish Conference on Electron Devices (CDE)*, pp. 62–65 (IEEE, 2021). <https://doi.org/10.1109/CDE52135.2021.9455728>
- [5] Y. Wang, H. Liang, H. Zhang, D. Li, Y. Lu, M. Yi, and Z. Huang, "A new characterization model of FinFET self-heating effect based on FinFET characteristic parameter," *Microelectronic Engineering*, **287**, 1112155 (2024). <https://doi.org/10.1016/j.mee.2024.112155>

- [6] B. Smaani, N. Paras, S.B. Rahi, Y.S. Song, R. Yadav, and S. Tayal, "Impact of the Self-Heating Effect on Nanosheet Field Effect Transistor Performance," *ECS Journal of Solid-State Science and Technology*, **12**(2), 021005 (2023). <https://doi.org/10.1149/2162-8777/acb96b>
- [7] A.E. Atamuratov, B. Jabbarova, M.M. Khalilloev, A. Yusupov, K. Sivasankaran, and J.C. Chedjou, "Impact of the channel shape, back oxide and gate oxide layers on self-heating in nanoscale JL FINFET," *Nanosystems: Physics, Chemistry, Mathematics*, **13**(2), 148–155 (2022). <https://doi.org/10.17586/2220-8054-2022-13-2-148-155>
- [8] V.S. Basker, T. Standaert, H. Kawasaki, C.C. Yeh, K. Maitra, T. Yamashita, J. Faltermeier, et al., in: *Proceedings of the Symposium on VLSI Technology*, (IEEE, 2010), p. 19.
- [9] A.E. Atamuratov, B.O. Jabbarova, M.M. Khalilloev, A. Yusupov, "The Self-Heating Effect in Junctionless Fin Field-Effect Transistors Based on Silicon-on-Insulator Structures with Different Channel Shapes," *Technical Physics Letters*, **47**(7), 542-545 (2021). <https://doi.org/10.1134/S1063785021060055>
- [10] M. Balasubbareddy, K. Sivasankaran, A.E. Atamuratov, and M.M. Khalilloev, "Optimization of vertically stacked nanosheet fet immune to self-heating," *Micro and Nanostructures*, **182**, 207633 (2023). <https://doi.org/10.1016/j.micrna.2023.207633>
- [11] L.J. McDaid, S. Hall, P.H. Mellor, W. Eccleston, and J.C. Alderman, "Physical origin of negative differential resistance in SOI transistors," *Electron. Lett.* **25**(13), 827–828 (1989). <https://doi.org/10.1049/el:19890557>
- [12] A.E. Atamuratov, B.O. Jabbarova, M.M. Khalilloev, A. Yusupov, and K. Sivasankaran, "Influence of the Gate Oxide and Back Oxide Material Types on Self-heating Effect in Junctionless FinFET," in: *International Conference of Young Specialists on Micro Nanotechnologies and Electron Devices EDM*, 2024, pp. 2630–2633 <https://doi.org/10.1109/EDM61683.2024.10615156>

ВПЛИВ МАТЕРІАЛІВ ОКСИДУ ЗАТВОРУ ТА ОКСИДУ ЗВОРОТНОГО ШАРУ НА ЕФЕКТ САМОРОЗІГРІВУ У FinFET

М.М. Халіллоєв^а, Б.О. Джаббарова^а, Ф. Єшанов^б, А.Є. Атамуратов^а

^аУргенський державний університет, імені Абу Райхана Беруні, Ургенч, Узбекистан

^бАгентство з оцінки знань та навичок, Хорезмське регіональне відділення, Ургенч, Узбекистан

Досліджено ефект саморозігріву польового транзистора з ребрами (FinFET). Моделюється залежність температури решітки в центрі каналу транзистора від товщини затворного оксиду, а також оксиду зворотного шару. Для затворних та зворотних оксидів розглядаються різні типи найбільш використовуваних оксидних матеріалів (SiO₂, HfO₂ та Si₃N₄) та їх комбінація SiO₂+Si₃N₄. 3D-моделювання виконано за допомогою Sentaurus TCAD. Показано, що температура решітки повільно та монотонно зменшується зі збільшенням товщини затворного оксиду. Однак, температура решітки монотонно зростає зі збільшенням товщини зворотного шару оксиду. Така поведінка температури решітки залежить від співвідношення між швидкістю тепловиділення та розсіювання в каналі транзистора. Отримана поведінка температури решітки пояснюється різницею в теплопровідності оксидних матеріалів. Також залежність температури решітки від товщини затворного оксиду пояснюється збільшенням площі контакту між затворним оксидом та затвором зі збільшенням товщини затворного оксиду. Крім того, враховується, що швидкість джоулевої тепловиділення залежить від струму стоку, який також залежить від оксидних матеріалів.

Ключові слова: 3D-моделювання; FinFET; ефект самонагріву; затворний оксид; зворотний оксид