

INVESTIGATION OF TEMPERATURE AND CHANNEL DIMENSION EFFECTS ON CMOS CIRCUIT PERFORMANCE

 **Zitouni Messai**^a, **Abdelhalim Brahimi**^{a,b},  **Okba Saidani**^a, **Nacerdine Bourouba**^b,
 **Abderrahim Yousfi**^{*}

^a *ETA Laboratory, Department of electronics, Faculty of technology, University Mohamed El Bachir El Ibrahimi of Bordj Bou Arréridj-34030, Algeria*

^b *LIS Laboratory, Department of electronics, Faculty of technology, University Ferhat Abbas Sétif 1, Sétif-19000, Algeria*

^{*} *Corresponding Author e-mail: Abderrahim.yousfi@univ-bba.dz*

Received October 27, 2023; revised November 29, 2023; accepted December 7, 2023

This paper presents the impact of temperature variations and alterations in transistor channel dimensions on CMOS (Complementary Metal-Oxide-Semiconductor) circuit technology. To facilitate this investigation, we first identified critical parameters characterizing the device's performance, which could exhibit susceptibility to these influences. The analysis encompassed critical metrics such as the transfer characteristic, drain current, logic levels, inflection points, and truncation points. These parameters enabled us to validate the results obtained from the PSPICE simulator, which demonstrated unequivocal effectiveness. Notably, our simulation results unveiled significant effects resulting from a wide temperature range spanning from -100°C to 270°C, offering valuable in-sights into thermal-induced failures. Additionally, the influence of channel dimension changes on factors like drain current and transfer characteristics, as well as temporal parameters including signal propagation delay and rise and fall times, were meticulously examined and appreciated.

Key words: CMOS; Channels dimensions; Temperature; PSPICE

PACS: 85.30.Tv, 82.20.Xr

1. INTRODUCTION

CMOS (Complementary Metal-Oxide-Semiconductor) technology stands as a cornerstone of modern electronics and integrated circuits, transforming the landscape of semiconductor electronics [1-2]. It has ushered in a new era of innovation, impacting the design and operation of electronic devices, from microprocessors in computers to sensors in smartphones and beyond [3]. At its core, CMOS leverages the unique properties of complementary transistor pairs, combining p-type and n-type transistors to create highly efficient and low-power digital logic circuits [4-5]. This complementary behavior results in minimal power consumption during idle states, rendering CMOS ideal for battery-powered and energy-efficient devices [6]. Beyond its energy efficiency, CMOS's scalability to ever-shrinking transistor sizes has been instrumental in advancing computational power in accordance with Moore's Law [7]. Furthermore, CMOS's reliability, noise immunity [8], and compatibility with various semiconductor materials have solidified its position as the backbone of the semiconductor industry [9-10]. The performance and behavior of CMOS devices and circuits are significantly affected by two pivotal factors: temperature and channel dimensions [11-12]. Precisely managing these variables is essential for optimizing integrated circuit operation, as they wield substantial influence over device characteristics, power consumption, and overall circuit performance [13]. Temperature exerts a profound impact on CMOS devices; as temperature rises, the electrical resistance of materials tends to decrease, affecting transistor performance [14-15]. Elevated temperatures can result in increased leakage currents in transistors, reducing efficiency and potentially compromising reliability [16]. Conversely, low temperatures can decelerate transistor response times [17]. To mitigate these effects, CMOS engineers must diligently implement thermal management techniques to ensure devices function within designated temperature ranges [18-19]. The dimensions of the transistor's channel region play a fundamental role in CMOS technology. Altering these dimensions can significantly impact transistor behavior. Scaling down channel dimensions, a common practice in advanced CMOS nodes, allows for greater transistor density on a single chip, enhancing computational power while reducing power consumption [20]. However, smaller dimensions introduce challenges, including increased leakage currents, short-channel effects, and variability in transistor performance [21]. Engineers must strike a delicate balance when resizing channel dimensions to ensure that the benefits of miniaturization outweigh the drawbacks [22-23]. Understanding the implications of temperature and channel dimensions on CMOS technology is imperative for optimizing the performance, power efficiency, and reliability of semiconductor devices. Engineers and researchers continually strive to discover innovative solutions to manage temperature effects and harness the advantages of altering channel dimensions as CMOS technology progresses [24].

This paper aims to investigate the impact of temperature and geometric alterations on CMOS inverter behavior. To facilitate this study, it is imperative to delineate the parameters that characterize device performance and exhibit susceptibility to these influences. The analysis will encompass key parameters, such as the transfer characteristic, drain current, logic levels, propagation delay, and rise and fall times.

2. STATIC STUDY OF CMOS

2.1. DC results




Figure 1. CMOS inverter circuit in static mode.

PSPICE empowers users to craft and virtually replicate electronic circuits within a computer-based environment, functioning as a robust framework for creating and assessing circuit diagrams [25]. It embraces a broad spectrum of circuit configurations, spanning analog and digital domains, thereby facilitating comprehensive scrutiny prior to any physical assembly. Users wield the flexibility to input component specifications, forge circuit connections, and apply voltage sources, thus enabling a profound analysis of circuit responses under diverse operational conditions [26]. PSPICE's capabilities extend to the simulation of transient reactions, the execution of steady-state AC assessments, and the exploration of diverse circuit attributes, thereby providing invaluable assistance in enhancing the comprehension of circuit behavior and performance [27].

To exemplify the utilization of the SPICE program, we have designed a CMOS inverter. In Figure 1, you can discern the incorporation of a DC input voltage spanning the range from 0V to 5V.

2.2. The transfer characteristic

As we sweep the input voltage, V_{in} , across a range from 0V to 5V, while keeping the inverter at its default operating conditions and an ambient temperature of 27°C, we observe a corresponding output voltage response that transitions from 5V to 0V. Notably, this voltage shift displays an inflection point precisely at the midpoint, where both input and output voltage levels equate to 2.5V, as visualized in Figure 2. Concurrently, the current flowing through the inverter, denoted as I_d , exhibits a value of 60µA, illustrated in Figure 3.




Figure 2. The transfer function $V_{out} = f(V_{in})$.




Figure 3. The drain current (I_d) of CMOS.

2.3 The temperature effect on CMOS

2.3.1 The effect on the transfer function

When we adjust the temperature of the circuit, both below and above the ambient temperature of 27°C (Figure 4), as detailed in Table 1, we observe a subtle alteration in the transfer functions, where V_{out} is a function of V_{in} . This deviation is especially noticeable in the region where the NMOS transistor's behavior is prominent, differing notably from the reference curve indicated in green [28].




Figure 4. The temperature effect on the transfer function

Table 1. The difference in I_{dpeak} variation as a function of temperature

Temperature (°C)	-100	-50	-20	0	27	50	100	200	270
I_{dpeak} (μA)	118.51	84.353	72.496	66.357	59.558	54.804	46.814	36.42	44.316
ΔI_{dpeak} (μA)	58.952	24.792	12.938	6.799	0	4.754	12.744	23.138	15.242

We note that the maximum drain current (I_{dpeak}) varies with the variation in temperature with a significant difference.

2.3.2. The effect on the drain current:

As depicted in Figure 5, an interesting trend becomes apparent: the peak current, I_{dpeak} , exhibits an inverse relationship with temperature. When the temperature decreases, I_{dpeak} increases, and vice versa. Remarkably, the shape of this relationship remains consistent, with the peak current consistently centered around a voltage V_{gs} of 2.5V [29]. It's worth noting an exception to this pattern, occurring at the extreme temperature of $T = +270^{\circ}C$, where the curve originates with an initial current, I_{d0} , measuring $13.755\mu A$. This initial current serves as the starting point for calculating the incremental changes, as documented in Table 1.




Figure 5. The temperature effect on the drain current.

2.4. The effect of geometric alteration on CMOS

2.4.1. The effect on the drain current

By altering the dimensions of the NMOS transistor channel, specifically the length (referred to as "L") and the width (referred to as "W"), we can observe corresponding variations in two critical parameters: the peak current, I_{dpeak} , and the inflection point. These changes are visually represented in Figures 6 and 7, and their precise values are documented in Table 2 for reference [30].




Figure 6. The transfer function $V_{out} = f(V_{in})$




Figure 7. The drain current (I_d) of CMOS.

The alteration of the dimensions, namely the width and length, of the NMOS transistor channel has a notable impact on the transfer function of the CMOS circuit. It's evident that this influence causes a lateral shift in the output signal curve ($V_{out} = f(V_{in})$) when compared to the reference signal (depicted as the green curve) [31]. Specifically, an increase in the width-to-length ratio of W_N/L_N prompts the curve to shift to the left of the reference, while a decrease in this ratio results in a shift to the right [32]. This shift of the curve corresponds to changes in the inflection point, leading to slight differences in the values of the truncation points, which are detailed in Table .2. Additionally, we observe a noteworthy pattern in the behavior of the maximum drain current, I_{dpeak} . As the W_N/L_N ratio increases, I_{dpeak} also experiences an increase, and its curve shifts to the left of the reference [33]. Conversely, a decrease in the W_N/L_N ratio causes I_{dpeak} to decrease, and

its curve shifts to the right relative to the reference curve. This further highlights the significance of the WN/LN ratio in shaping the performance characteristics of the CMOS circuit [34].

Table 2. The maximum drain current I_{dpeak} and the inflection point variation as a function of geometric alteration.

WN/LN	2/5	2/3	1	3/2	5/2
I_{dpeak} (μA)	36.00	48.60	59.559	72.60	90.25
Inflection point (V)	(3.1;2.5)	(2.7;2.5)	(2.5;2.5)	(2.2;2.5)	(1.9;2.5)

2.4.2. Change in PMOS

By adjusting the dimensions of the channel in the PMOS transistor, specifically its length ("L") and width ("W"), we can observe corresponding alterations in two key parameters: the peak current (I_{dpeak}) and the inflection point. These variations are visually represented in Figures 8 and 9, and their precise values are documented in Table 3 for reference. To explain further, changing the dimensions of the PMOS transistor channel influences the behavior of the circuit. This leads to shifts in the curve representing the circuit's output signal ($V_{out} = f(V_{in})$) concerning the reference signal [35]. The direction of this shift depends on whether the width-to-length ratio (WP/LP) increases or decreases [36]. These shifts correspond to changes in the inflection point and may result in minor differences in the values of the truncation points. This data is detailed in Table 3.




Figure 8. The transfer function $V_{out} = f(V_{in})$




Figure 9. The drain current (I_d) of CMOS

As we modify the dimensions of the PMOS transistor channel, specifically the length (LP) and width (WP), a significant influence becomes evident. When we decrease the width-to-length ratio (WP/LP) by a factor of 1, there is a discernible shift in the output signal curve ($V_{out} = f(V_{in})$) to the left compared to the reference curve [37]. This shift in position includes variations in the location of the inflection point, which can change under different conditions, or it may shift back towards the right. Additionally, this adjustment also impacts the positions of the high and low truncation points. What's particularly interesting is the behavior of the maximum drain current (I_{dpeak}). When the WP/LP ratio increases, I_{dpeak} experiences an increase, but this time, its curve shifts to the right relative to the reference. Conversely, a decrease in the WP/LP ratio by 1 results in a decrease in I_{dpeak} , and the curve shifts left, in contrast to the behavior of the NMOS transistor. This observation underscores the inverse relationship between the WP/LP ratio and the behavior of PMOS and NMOS transistors [38].

Table 3. The maximum drain current I_{dpeak} and the inflection point variation as a function of geometric alteration.

WN/LN	2/5	2/3	1	3/2	5/2
I_{dpeak} (μA)	36.10	48.40	59.558	72.90	90.00
Inflection point (V)	(1.9;2.5)	(2.2;2.5)	(2.5;2.5)	(2.7;2.5)	(3.1;2.5)

2.4.3. Change in NMOS and PMOS

When we concurrently vary the dimensions of both the NMOS and PMOS transistors' channels, including their lengths (LN and LP) and widths (WN and WP), a distinct phenomenon emerges in contrast to the previous scenarios. Notably, the maximum drain current, I_{dpeak} , for the CMOS inverter consistently decreases as these dimensions are altered. However, this decrease is accompanied by a shift in the I_{dpeak} curve to the right of the reference curve if the ratio β_N/β_P decreases by 1, and to the left if it increases. Furthermore, the curve representing the output voltage ($V_{out} = f(V_{in})$) also undergoes shifts when β_N/β_P is modified [39]. If β_N/β_P increases, the curve shifts to the left of the reference, and conversely, it moves back to the right. These shifts affect the inflection point, as well as the high and low truncation points, all while preserving the characteristic shape of the curve, with no deformations. This phenomenon indicates that each transfer function has a distinct threshold in comparison to the others due to the varying size ratio of the PMOS and NMOS transistors, β_N/β_P , in different transfer functions [40]. As this ratio increases, the threshold of the CMOS inverter decreases, influencing its performance characteristics (Figures 10 and 11).




Figure 10. The transfer function $V_{out} = f(V_{in})$




Figure 11. The drain current (I_d) of CMOS

Table 4. The maximum drain current I_{dpeak} , the inflection points and truncation points variation as a function of geometric alteration

$\beta_N = W_N/L_N$	2/5	2/3	2/5	1	3/2	3/2	5/2
$\beta_P = W_P/L_P$	5/2	3/2	2/5	1	3/2	2/3	2/5
β_N/β_P	0.16	0.44	1	1	1	2.25	6.25
I_{dpeak} (μA)	49.00	56.64	59.56	59.56	59.56	57.714	49.00
Inflection point (V)	3.60	2.99	2.5	2.5	2.5	1.94	1.35
Maximum truncation point (V)	(3.21;4.40)	(2.5;4.31)	(1.7;4.5)	(1.7;4.5)	(1.7;4.5)	(1.16;4.56)	(0.58;4.75)
Minimum truncation point (V)	(4.24;0.42)	(3.72;0.52)	(3.10;0.63)	(3.10;0.63)	(3.10;0.63)	(2.62;0.61;)	(1.71;0.60)

3. DYNAMIC STUDY OF CMOS

3.1. Simulation circuit

To further investigate this study, we utilized the PSPACE design program to conduct experiments with a CMOS inverter. These experiments involved applying an AC input voltage spanning from 0V to 5V, as visually represented in the Figure 12.

3.2. The default output signal

Throughout these simulations, a constant temperature of 27 °C was maintained, and the CMOS configuration remained at its default state, with a width-to-length ratio (W/L) of 1. It's important to note that we employed an inverted CMOS circuit, which means that the output response exhibits an inversion compared to the input signal. The input signal is represented by the red curve, while the green curve corresponds to the output signal (Figures 13).

3.2.1. Rise times and propagation delays:

During signal transitions in a circuit, both the NMOS and PMOS transistors conduct simultaneously, resulting in increased power dissipation. The dissipation is most pronounced when both transistors reach the saturated state, which is undesirable due to the elevated power consumption. To mitigate this issue, it is essential to enhance the rise and fall times of the signals, which are the durations taken for the transitions from low to high and high to low states, respectively. Reducing these times helps minimize power dissipation during transitions [41]. Additionally, the propagation delay, which represents the time it takes for an input change to affect the output, is a critical parameter that needs careful consideration as it significantly impacts the circuit's overall performance and efficiency (Figure 14).

3.3 The temperature effect

In our exploration of temperature's influence on CMOS, we systematically manipulated temperature settings across a wide range, encompassing temperatures from -100°C to the maximum temperature at which CMOS exhibits a reaction, 270°C, as depicted in Figure 15. The impact of temperature on CMOS performance is indeed significant. To illustrate, in terms of propagation delay, a clear trend emerges: higher temperatures correspond to reduced propagation delays, while lower temperatures lead to their increase. Similarly, when considering the rise and fall times of signals, elevated temperatures prompt shorter times, implying faster transitions between logic levels. This phenomenon is likely attributed to an enhancement in carrier mobility, facilitating the swifter movement of charges within the transistors [42]. Conversely, lower temperatures extend the rise and fall times, resulting in slower transitions. This can be attributed to a reduction in carrier mobility under colder conditions.

3.4. The effect of geometric factors (W and L)

3.4.1. Change in NMOS

In Figure 16, we observe the impact of altering the geometric characteristics (specifically, the width, W, and length, L) of the NMOS transistor on the behavior of the CMOS inverter. Notably, an increase in the size of the NMOS

transistor, indicated by a higher W/L ratio, has a beneficial effect on the circuit. It reduces the propagation delay, enhancing the inverter's speed. Additionally, with respect to rise and fall times, an increase in the W/L ratio of the NMOS transistor leads to shorter rise and fall times for signals [43]. This implies that transitions between logic levels occur more swiftly, contributing to improved overall performance.




Figure 12. CMOS inverter circuit in dynamic mode




Figure 13. Default input and output signals of CMOS inverter




Figure 14. Rise times and propagation delays of CMOS inverter




Figure 15. The temperature effect on CMOS

3.4.2. Change in PMOS

As demonstrated in Figure 17, we investigate the influence of altering the geometric parameters (specifically, the width, W, and length, L) of the PMOS transistor on the CMOS inverter. Upon careful examination of the graphical results, it becomes evident that the PMOS geometric factors (W and L) exhibit no discernible impact on the CMOS inverter concerning key performance aspects such as propagation delay and rise/fall times. In other words, variations in the PMOS transistor's geometric characteristics do not yield significant changes in these parameters.




Figure 16. The change in NMOS geometric factors effect on CMOS




Figure 17. The change in PMOS geometric factors effect on CMOS.

3.4.3. Change in NMOS and PMOS

Figure 18 provides a comprehensive visual representation of the impact of altering both NMOS and PMOS transistor geometric parameters, specifically width (W) and length (L), on the CMOS inverter. A notable observation emerges: the geometric characteristics of the NMOS transistor play a pivotal role in influencing the temporal parameters of the CMOS circuit, while the geometric factors of the PMOS transistor do not appear to have a discernible effect on CMOS [44].

Consequently, the curves depicted in Figure 18 closely resemble those in Figure 16, reinforcing the notion that the NMOS transistor's geometric attributes are the primary drivers of temporal changes in the CMOS inverter.




Figure 18. The change in NMOS and PMOS geometric factors effect on CMOS

4. CONCLUSION

In summary, this study investigates the impact of temperature variations and alterations in transistor channel dimensions on CMOS (Complementary Metal-Oxide-Semiconductor) circuit technology. To facilitate this investigation, we first identified critical parameters characterizing the device's performance, which could exhibit susceptibility to these influences. The analysis encompassed critical metrics such as the transfer characteristic, drain current, logic levels, inflection points, and truncation points. These parameters enabled us to validate the results obtained from the PSPICE simulator, which demonstrated unequivocal effectiveness. Notably, our simulation results unveiled significant effects resulting from a wide temperature range spanning from -100°C to 270°C , offering valuable in-sights into thermal-induced failures. Additionally, the influence of channel dimension changes on factors like drain current and transfer characteristics, as well as temporal parameters including signal propagation delay and rise and fall times, were meticulously examined and appreciated.

Acknowledgements

This work was supported by the DGRSDT of the ministry of higher education of Algeria.

ORCID

Abderrahim Yousfi, <https://orcid.org/0000-0003-2071-728X>; Okba Saidani, <https://orcid.org/0000-0003-0507-5581>
Zitouni Messai, <https://orcid.org/0000-0002-2508-3696>

REFERENCES

- [1] N.A. Kumari, and P. Prithvi, "A comprehensive analysis and performance comparison of CombFET and NSFET for CMOS circuit applications," *AEU-International Journal of Electronics and Communications*, **158**, 154447 (2023). <https://doi.org/10.1016/j.aeue.2022.154447>
- [2] N.A. Kumari, V.B. Sreenivasulu, and P. Prithvi, "Impact of scaling on nanosheet FET and CMOS circuit applications," *ECS Journal of Solid State Science and Technology*, **12**(3), 033001 (2023). <https://doi.org/10.1149/2162-8777/acbcf2>
- [3] N.A. Kumari, and P.A. Prithvi, "A Comprehensive analysis of nanosheet FET and its CMOS circuit applications at elevated temperatures," *Silicon*, **15**, 6135-6146 (2023). <https://doi.org/10.1007/s12633-023-02496-2>
- [4] S.N. Hosseini, P.S. Das, V.K. Lazarjan, G. Gagnon-Turcotte, K. Bouzid, and B. Gosselin, "Recent advances in CMOS electrochemical biosensor design for microbial monitoring," *IEEE Transactions on Biomedical Circuits and Systems*, **17**(2), 202-228 (2023). <https://doi.org/10.1109/TBCAS.2023.3252402>
- [5] L. Constantinou, I.F. Triantis, R. Bayford, and A. Demosthenous, "High-power CMOS current driver with accurate transconductance for electrical impedance tomography," *IEEE Transactions on Biomedical Circuits and Systems*, **8**(4), 575-583 (2014). <https://doi.org/10.1109/TBCAS.2013.2285481>
- [6] M.B. da Silva, G.I. Wirth, H.P. Tuinhout, A. Zegers-van Duijnhoven, and A.J. Scholten, "Random Telegraph Noise in Analog CMOS Circuits," *IEEE Transactions on Circuits and Systems I: Regular Papers*, **70**(6), 2229-2242 (2023). <https://doi.org/10.1109/TCSI.2023.3261564>
- [7] B.P. Wong, A. Mittal, G.W. Starr, F. Zach, V. Moroz and A. Kahng, *Nano-CMOS Design for Manufacturability Robust Circuit and Physical Design for Sub-65nm Technology Nodes*, 1st ed. (Wiley, 2008).
- [8] K. Zhu, S. Pazos, F. Aguirre, Y. Shen, Y. Yuan, W. Zheng, O. Alharbi, et al., "Hybrid 2D-CMOS microchips for memristive applications," *Nature*, **618**(7963), 57-62 (2023). <https://doi.org/10.1038/s41586-023-05973-1>
- [9] F. Piro, G.A. Rinella, A. Andronic, M. Antonelli, M. Aresti, R. Bacconi, ... and Villani, A. "A compact front-end circuit for a monolithic sensor in a 65 nm CMOS imaging technology," *IEEE Transactions on Nuclear Science*, **70**(9), 2191-2200 (2023). <https://doi.org/10.1109/TNS.2023.3299333>
- [10] J. Robertson, and R.M. Wallace, "High-K materials and metal gates for CMOS applications," *Materials Science and Engineering R*, **88**, 1-41 (2015). <https://doi.org/10.1016/j.mser.2014.11.001>

- [11] T.D. Ngo, Z. Yang, M. Lee, F. Ali, I. Moon, D.G. Kim, T. Taniguchi, et al., "Fermi-Level Pinning Free High-Performance 2D CMOS Inverter Fabricated with Van Der Waals Bottom Contacts," *Advanced Electronic Materials*, **7**, 2001212 (2021). <https://doi.org/10.1002/aelm.202001212>
- [12] J. Chen, J. Zhu, Q. Wang, J. Wan, and R. Liu, "Homogeneous 2D MoTe₂ CMOS Inverters and p-n Junctions Formed by Laser-Irradiation-Induced p-Type Doping," *Nano. Micro. Small*, **16**, 2001428 (2020). <https://doi.org/10.1002/sml.202001428>
- [13] J.R. Pradhan, M. Singh, and S. Dasgupta, "Inkjet-Printed, Deep Subthreshold Operated Pseudo-CMOS Inverters with High Voltage Gain and Low Power Consumption," *Advanced Electronic Materials*, **8**, 2200528 (2022). <https://doi.org/10.1002/aelm.202200528>
- [14] V.K. Verma, and J.N. Tripathi, "Device Parameters Based Analytical Modeling of Ground-Bounce Induced Jitter in CMOS Inverters," *IEEE Transactions on Electron Devices*, **69**, 5462–5469 (2022). <https://doi.org/10.1109/TED.2022.3203652>
- [15] A. Javaid, R. Achar, and J.N. Tripathi, "Development of Knowledge-Based Artificial Neural Networks for Analysis of PSIJ in CMOS Inverter Circuits," *IEEE Transactions on Microwave Theory and Techniques*, **71**, 1428–1438 (2022). <https://doi.org/10.1109/TMTT.2022.3222181>
- [16] P. Arora, J.N. Tripathi, and H. Shrimali, "Device Parameter-Based Analytical Modeling of Power Supply Induced Jitter in CMOS Inverters," *IEEE Transactions on Electron Devices*, **68**, 3268–3275 (2021). <https://doi.org/10.1109/TED.2021.3082106>
- [17] A. Gopal, M. Esposito, and N. Freitas, "Large deviations theory for noisy nonlinear electronics: CMOS inverter as a case study," *Physical Review B*, **106**, 155303 (2022). <https://doi.org/10.1103/PhysRevB.106.155303>
- [18] S. Heo, J. Lee, S. Lee, S. Lee, C. Lee, R.H. Baek, and H. Hwang, "High-Speed Ternary CMOS Inverter by Monolithic Integration of NbO₂ Threshold Switch with MOSFET," in: *2021 IEEE International Electron Devices Meeting (IEDM)*, (San Francisco, USA, 2022). <https://doi.org/10.1109/IEDM19574.2021.9720520>
- [19] F. Pezzimenti, H. Bencherif, A. Yousfi, and L. Dehimi, "Current-voltage analytical model and multiobjective optimization of design of a short channel gate-all-around-junctionless MOSFET," *Solid-State Electronics*, **161**, 107642 (2019). <https://doi.org/10.1016/j.sse.2019.107642>
- [20] S. Venkateswarlu, and K. Nayak, "Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si CMOS Logic Circuit Performance in N-14 to N-7 Scaled Technologies," *IEEE Transactions on Electron Devices*, **67**, 1530–1536 (2020). <https://doi.org/10.1109/TED.2020.2975416>
- [21] Y. Hernandez, B. Stampfer, T. Grasser, and M. Waltl, "Impact of Bias Temperature Instabilities on the Performance of Logic Inverter Circuits Using Different SiC Transistor Technologies," *Crystals*, **11**, 1150 (2021). <https://doi.org/10.3390/cryst11091150>
- [22] N.A. Badiger, S. Iyer, and S. Gejji, "Power and Delay Analysis of a CMOS Inverter," in: *2023 International Conference on Data Science and Network Security (ICDSNS)*, 23748343 (2023). (pp. 1-6). <https://doi.org/10.1109/ICDSNS58469.2023.10244825>
- [23] M. Merabet, and N. Bourouba, "DC Hard Faults Detection and Localization in Analog Circuits Using Fuzzy Logic Techniques," *Electronics*, **23**, 18-25 (2019). <https://pdfs.semanticscholar.org/05b2/6e740526d166519db0bb84c76f48b400818f.pdf>
- [24] N.A. Arabi, N. Bourouba, A. Belaout, and M. Ayad, "Catastrophic faults detection of analog circuits," in: *2015 7th International Conference on Modelling, Identification and Control (ICMIC)*, 2015, pp. 1–6.
- [25] A. Yousfi, Z. Dibi, S. Aissi, H. Bencherif, and L. Saidi, "RF/Analog Performances Enhancement of Short Channel GAAJ MOSFET using Source/Drain Extensions and Metaheuristic Optimization-based Approach," *Journal of Telecommunication, Electronic and Computer Engineering (JTEC)*, **10**(2), 81-90 (2018). <https://jtec.utem.edu.my/jtec/article/view/3352>
- [26] F.F. Kemwoue, J.M. Dongo, R.N. Mballa, C.L. Gninzanlong, M.W. Kemayou, B. Mokhtari, F. Biya-Motto, and J. Atangana, "Bifurcation, multistability in the dynamics of tumor growth and electronic simulations by the use of Pspice," *Chaos, Solitons and Fractals*, **134**, 109689 (2020). <https://doi.org/10.1016/j.chaos.2020.109689>
- [27] Y. Yang, Z. Wang, Y. Ge, G. Xin, and X. Shi, "An Automated Field-Circuit Coupling Simulation Method Based on PSpice-MATLAB-COMSOL for SiC Power Module Design," *IEEE Transactions on Power Electronics*, **38**, 12634-12647 (2023). <https://doi.org/10.1109/TPEL.2023.3293162>
- [28] Y. Yang, Y. Ge, Z. Wang, and Y. Kang, "An Automated Electro-Thermal-Mechanical Co-Simulation Methodology Based on PSpice-MATLAB-COMSOL for SiC Power Module Design," in: *2021 IEEE Workshop on Wide Bandgap Power Devices and Applications in Asia*, (WiPDA Asia), (2022).
- [29] C. Liu, X. Wang, S. Huang, X. Ma, Y. Wang, S. Zhang, R. Zhao, et al., "A large-signal Pspice modeling of GaN-based MIS-HEMTs," *Superlattices and Microstructures*, **130**, 499-511 (2019). <https://doi.org/10.1016/j.spmi.2019.05.023>
- [30] Y. Duan, F. Xiao, Y. Jia, Y. Luo, and B. Liu, "A Physics-Based Lumped-Charge Model for SiC MPS Diode Implemented in PSpice," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, **7**, 1547-1555 (2019). <https://doi.org/10.1109/JESTPE.2019.2923823>
- [31] G.H. Kim, S.H. Kang, J.M. Lee, M. Son, J. Lee, H. Lee, I. Chung, et al., "Room Temperature-Grown Highly Oriented p-Type Nanocrystalline Tellurium Thin-Films Transistors for Large-Scale CMOS Circuits," *Applied Surface Science*, 157801 (2023). <https://doi.org/10.1016/j.apsusc.2023.157801>
- [32] P.K. Ghosh, S.Z. Riam, M.S. Ahmed, and P. Sundaravadeivel, "CMOS-Based Memristor Emulator Circuits for Low-Power Edge-Computing Applications," *Electronics*, **12**(7), 1654 (2023). <https://doi.org/10.3390/electronics12071654>
- [33] P. Barla, V.K. Joshi, and S. Bhat, "Spintronic devices: a promising alternative to CMOS devices," *Journal of Computational Electronics*, **20**(2), 805-837 (2021). <https://doi.org/10.1007/s10825-020-01648-6>
- [34] M.P. Frank, R.W. Brocato, B.D. Tierney, N.A. Missert, and A.H. Hsia, "Reversible computing with fast, fully static, fully adiabatic CMOS," in: *2020 International Conference on Rebooting Computing (ICRC)*, (IEEE, 2020) pp. 1-8.
- [35] H.J. Yun, J. Lim, J. Roh, D.C.J. Neo, M. Law, and V.I. Klimov, "Solution-processable integrated CMOS circuits based on colloidal CuInSe₂ quantum dots," *Nature communications*, **11**(1), 5280 (2020). <https://doi.org/10.1038/s41467-020-18932-5>
- [36] P.J. Sung, S.W. Chang, K.H. Kao, C.T. Wu, C.J. Su, T.C. Cho, F.-K. Hsueh, et al., "Fabrication of vertically stacked nanosheet junctionless field-effect transistors and applications for the CMOS and CFET inverters," *IEEE Transactions on Electron Devices*, **67**(9), 3504-3509 (2020). <https://doi.org/10.1109/TED.2020.3007134>
- [37] S. Du, Y. Jia, C. Zhao, G.A. Amaratunga, and A.A. Seshia, "A nail-size piezoelectric energy harvesting system integrating a MEMS transducer and a CMOS SSHI circuit," *IEEE Sensors Journal*, **20**(1), 277-285 (2019). <https://doi.org/10.1109/JSEN.2019.2941180>

- [38] M. Sharma, D. Pandey, P. Palta, and B.K. Pandey, "Design and power dissipation consideration of PFAL CMOS V/S conventional CMOS based 2: 1 multiplexer and full adder," *Silicon*, **14**(8), 4401-4410 (2022). <https://doi.org/10.1007/s12633-021-01221-1>
- [39] F. Cai, J.M. Correll, S.H. Lee, Y. Lim, V. Bothra, Z. Zhang, M.P. Flynn, et al., "A fully integrated reprogrammable memristor-CMOS system for efficient multiply-accumulate operations," *Nature electronics*, **2**(7), 290-299 (2019). <https://doi.org/10.1038/s41928-019-0270-x>
- [40] S. Schaal, A. Rossi, V.N. Ciriano-Tejel, T.Y. Yang, S. Barraud, J.J. Morton, and M.F. Gonzalez-Zalba, "A CMOS dynamic random-access architecture for radio-frequency readout of quantum devices," *Nature Electronics*, **2**(6), 236-242 (2019). <https://doi.org/10.1038/s41928-019-0259-5>
- [41] S.J. Bader, H. Lee, R. Chaudhuri, S. Huang, A. Hickman, A. Molnar, H. Grace, et al., "Prospects for wide bandgap and ultrawide bandgap CMOS devices," *IEEE Transactions on Electron Devices*, **67**(10), 4010-4020 (2020). <https://doi.org/10.1109/TED.2020.3010471>
- [42] I. Park, W. Jo, C. Park, B. Park, J. Cheon, and Y.A. Chae, "640×640 Fully Dynamic CMOS Image Sensor for Always-On Operation," *IEEE Journal of Solid-State Circuits*, **55**(4), 898-907 (2019). <https://doi.org/10.1109/JSSC.2019.2959486>
- [43] Y. Jin, and S.A. Hong, "24-GHz CMOS power amplifier with dynamic feedback and adaptive bias controls," *IEEE Microwave and Wireless Components Letters*, **31**(2), 153-156 (2020). <https://doi.org/10.1109/LMWC.2020.3038041>
- [44] H. Horiuchi, M. Agetsuma, J. Ishida, Y. Nakamura, D.L. Cheung, S. Nanasaki, D.L. Cheung, et al., "CMOS-based bio-image sensor spatially resolves neural activity-dependent proton dynamics in the living brain," *Nature Communications*, **11**(1), 712 (2020). <https://doi.org/10.1038/s41467-020-14571-y>

ДОСЛІДЖЕННЯ ВПЛИВУ ТЕМПЕРАТУРИ ТА РОЗМІРІВ КАНАЛУ НА ПРОДУКТИВНІСТЬ СХЕМИ CMOS

Зітуні Мессай^a, Абдельхалім Брахімі^{a,b}, Окба Сайдані^a, Насердін Буруба^b, Абдеррахім Юсфі^a

^aЛабораторія ETA, кафедра електроніки, технологічний факультет, Університет Мохамеда Ель Бачіра Ель Ібрагімі, Бордж-Бу-Арредіж, Алжир

^bЛабораторія LIS, кафедра електроніки, технологічний факультет, Університет Ферхат Аббас Сетіф, Сетіф, Алжир

У цьому дослідженні представлено вплив коливань температури та змін розмірів каналу транзистора на технологію CMOS (комплементарний метал-оксид-напівпровідник). Щоб полегшити це дослідження, ми спершу визначили критичні параметри, що характеризують продуктивність пристрою, які можуть бути чутливими до цих впливів. Аналіз охоплював критичні показники, такі як характеристика передачі, струм витоку, логічні рівні, точки перегину та точки зрізання. Ці параметри дозволили нам підтвердити результати, отримані від симулятора PSPICE, який продемонстрував однозначну ефективність. Примітно, що результати нашого моделювання виявили значні ефекти, що є наслідком широкого діапазону температур від -100°C до 270°C, пропонуючи цінну інформацію про несправності, спричинені нагріванням. Крім того, було ретельно вивчено та оцінено вплив змін розміру каналу на такі фактори, як струм стоку та характеристики передачі, а також часові параметри, включаючи затримку поширення сигналу та час наростання та спаду.

Ключові слова: КМОП; розміри каналів; температура; PSPICE